附录F Synplify Pro/Synplify可综合的Verilog结构